[PATCH] D33099: AMD Jaguar scheduler doesn't correctly model 256-bit AVX instructions

[Andrew V. Tischenko via Phabricator via llvm-commits]

avt77 updated this revision to Diff 100077.
avt77 added a comment.

I've fixed all issues raised by Simon. In addition I re-checked all numbers: it seems they are correct now.


https://reviews.llvm.org/D33099

Files:
  include/llvm/CodeGen/TargetSchedule.h
  lib/CodeGen/TargetSchedule.cpp
  lib/Target/X86/X86ScheduleBtVer2.td
  test/CodeGen/X86/avx-schedule.ll
  test/CodeGen/X86/recip-fastmath.ll
  test/CodeGen/X86/recip-fastmath2.ll
  test/CodeGen/X86/slow-unaligned-mem.ll
  test/CodeGen/X86/sse-schedule.ll
  test/CodeGen/X86/sse2-schedule.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D33099.100077.patch
Type: text/x-patch
Size: 107679 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170524/fd77e582/attachment-0001.bin>