[PATCH] D32763: [PPC] Lower load acquire/seq_cst trailing fence to cmp + bne + isync.

[Tim Shen via Phabricator via llvm-commits]

timshen updated this revision to Diff 98842.
timshen added a comment.

Add test case for ordering requirement.


https://reviews.llvm.org/D32763

Files:
  llvm/include/llvm/IR/IntrinsicsPowerPC.td
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.h
  llvm/lib/Target/PowerPC/PPCInstr64Bit.td
  llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
  llvm/lib/Target/PowerPC/PPCInstrInfo.td
  llvm/test/CodeGen/PowerPC/atomic-2.ll
  llvm/test/CodeGen/PowerPC/atomics-indexed.ll
  llvm/test/CodeGen/PowerPC/atomics-regression.ll
  llvm/test/CodeGen/PowerPC/atomics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D32763.98842.patch
Type: text/x-patch
Size: 13301 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170512/02bf0b93/attachment.bin>