[PATCH] D32973: [X86][SSE42] Lower v2i64/v4i64 ASHR(X, 63) as PCMPGTQ(0, X)

Elena Demikhovsky via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon May 8 11:16:28 PDT 2017


delena added inline comments.


================
Comment at: lib/Target/X86/X86ISelLowering.cpp:21748
+                         getZeroVector(VT, Subtarget, DAG, dl), R);
+    } else if (ShiftAmt >= 32) {
       // Splat sign to upper i32 dst, and SRA upper i32 src to lower i32.
----------------
You don't need "else".
if VT is v4i64 you need AVX2 to emit the PCMPGT.


Repository:
  rL LLVM

https://reviews.llvm.org/D32973





More information about the llvm-commits mailing list