[PATCH] D32620: [DAGCombiner] shrink/widen a vselect to match its condition operand size (PR14657)

[Sanjay Patel via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL301781: [DAGCombiner] shrink/widen a vselect to match its condition operand size… (authored by spatel).

Changed prior to commit:
  https://reviews.llvm.org/D32620?vs=97110&id=97249#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D32620

Files:
  llvm/trunk/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/trunk/test/CodeGen/X86/cast-vsel.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D32620.97249.patch
Type: text/x-patch
Size: 18644 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170430/dfb9a760/attachment.bin>