[PATCH] D31804: [AMDGPU] Generate range metadata for workitem id

Stanislav Mekhanoshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 11 14:26:21 PDT 2017


rampitec added a comment.





================
Comment at: test/CodeGen/AMDGPU/zext-lid.ll:1
+; RUN: llc -march=amdgcn < %s | FileCheck %s
+
----------------
rampitec wrote:
> arsenm wrote:
> > This should be a test running the IR pass, with more checks for the specific ranges added
> How do you propose to run it? With opt?
Actually I have a problem here:
opt -S -mtriple=amdgcn-- -amdgpu-lower-intrinsics
In this situation opt does not create TargetMachine, so the pass cannot do anything.


Repository:
  rL LLVM

https://reviews.llvm.org/D31804





More information about the llvm-commits mailing list