[PATCH] D31804: [AMDGPU] zero extend workitem id

[Stanislav Mekhanoshin via Phabricator via llvm-commits]

rampitec created this revision.
Herald added subscribers: t-tye, tpr, dstuttard, yaxunl, nhaehnle, wdng, kzhuravl.

If workgroup size is known we can use AssertZExt to inform llvm
about range returned by local id queries.


Repository:
  rL LLVM

https://reviews.llvm.org/D31804

Files:
  lib/Target/AMDGPU/SIISelLowering.cpp
  test/CodeGen/AMDGPU/add.i16.ll
  test/CodeGen/AMDGPU/bfe-patterns.ll
  test/CodeGen/AMDGPU/ds_read2_superreg.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.atomic.dec.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.atomic.inc.ll
  test/CodeGen/AMDGPU/local-memory.amdgcn.ll
  test/CodeGen/AMDGPU/lower-range-metadata-intrinsic-call.ll
  test/CodeGen/AMDGPU/shift-and-i128-ubfe.ll
  test/CodeGen/AMDGPU/shift-and-i64-ubfe.ll
  test/CodeGen/AMDGPU/shl.ll
  test/CodeGen/AMDGPU/sub.i16.ll
  test/CodeGen/AMDGPU/zext-lid.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31804.94495.patch
Type: text/x-patch
Size: 21402 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170407/99d4f80f/attachment.bin>