[PATCH] D30744: Improve machine schedulers for in-order processors

Javed Absar via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Mar 25 16:30:43 PDT 2017


javed.absar updated this revision to Diff 93050.
javed.absar added a comment.

Hi Andrew:

You are right, I had missed out the hazard part. Have fixed things now. Please have a look if it is ok now.
Thanks 
Javed


https://reviews.llvm.org/D30744

Files:
  include/llvm/CodeGen/TargetSchedule.h
  lib/CodeGen/MachineScheduler.cpp
  lib/CodeGen/TargetSchedule.cpp
  lib/Target/ARM/ARMScheduleR52.td
  test/CodeGen/ARM/single-issue-r52.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D30744.93050.patch
Type: text/x-patch
Size: 9375 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170325/0fa7e6c8/attachment.bin>


More information about the llvm-commits mailing list