[PATCH] D30826: [DAG] vector div/rem with any zero element in divisor is undef

Sanjay Patel via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 14 11:18:51 PDT 2017


This revision was automatically updated to reflect the committed changes.
Closed by commit rL297762: [DAG] vector div/rem with any zero element in divisor is undef (authored by spatel).

Changed prior to commit:
  https://reviews.llvm.org/D30826?vs=91560&id=91753#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D30826

Files:
  llvm/trunk/include/llvm/CodeGen/SelectionDAG.h
  llvm/trunk/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/trunk/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
  llvm/trunk/test/CodeGen/X86/div-rem-simplify.ll
  llvm/trunk/test/CodeGen/X86/vec_sdiv_to_shift.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D30826.91753.patch
Type: text/x-patch
Size: 6230 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170314/81636719/attachment.bin>


More information about the llvm-commits mailing list