[llvm] r297595 - [X86] Minor formatting tweaks in EVEX to VEX tables. NFC

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Sun Mar 12 17:36:46 PDT 2017


Author: ctopper
Date: Sun Mar 12 19:36:46 2017
New Revision: 297595

URL: http://llvm.org/viewvc/llvm-project?rev=297595&view=rev
Log:
[X86] Minor formatting tweaks in EVEX to VEX tables. NFC

Modified:
    llvm/trunk/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp

Modified: llvm/trunk/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp?rev=297595&r1=297594&r2=297595&view=diff
==============================================================================
--- llvm/trunk/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp (original)
+++ llvm/trunk/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp Sun Mar 12 19:36:46 2017
@@ -90,49 +90,49 @@ private:
   // compression we add these entries manually.
   const std::vector<ManualEntry> ManuallyAddedEntries = {
     // EVEX-Inst              VEX-Inst           Is128-bit
-      {"VMOVDQU8Z128mr",      "VMOVDQUmr",       true},
-      {"VMOVDQU8Z128rm",      "VMOVDQUrm",       true},
-      {"VMOVDQU8Z128rr",      "VMOVDQUrr",       true},
-      {"VMOVDQU8Z128rr_REV",  "VMOVDQUrr_REV",   true},
-      {"VMOVDQU16Z128mr",     "VMOVDQUmr",       true},
-      {"VMOVDQU16Z128rm",     "VMOVDQUrm",       true},
-      {"VMOVDQU16Z128rr",     "VMOVDQUrr",       true},
-      {"VMOVDQU16Z128rr_REV", "VMOVDQUrr_REV",   true},
-      {"VMOVDQU8Z256mr",      "VMOVDQUYmr",      false},
-      {"VMOVDQU8Z256rm",      "VMOVDQUYrm",      false},
-      {"VMOVDQU8Z256rr",      "VMOVDQUYrr",      false},
-      {"VMOVDQU8Z256rr_REV",  "VMOVDQUYrr_REV",  false},
-      {"VMOVDQU16Z256mr",     "VMOVDQUYmr",      false},
-      {"VMOVDQU16Z256rm",     "VMOVDQUYrm",      false},
-      {"VMOVDQU16Z256rr",     "VMOVDQUYrr",      false},
-      {"VMOVDQU16Z256rr_REV", "VMOVDQUYrr_REV",  false},
-
-      {"VPERMILPDZ128mi",     "VPERMILPDmi",     true},
-      {"VPERMILPDZ128ri",     "VPERMILPDri",     true},
-      {"VPERMILPDZ128rm",     "VPERMILPDrm",     true},
-      {"VPERMILPDZ128rr",     "VPERMILPDrr",     true},
-      {"VPERMILPDZ256mi",     "VPERMILPDYmi",    false},
-      {"VPERMILPDZ256ri",     "VPERMILPDYri",    false},
-      {"VPERMILPDZ256rm",     "VPERMILPDYrm",    false},
-      {"VPERMILPDZ256rr",     "VPERMILPDYrr",    false},
-
-      {"VPBROADCASTQZ128m",   "VPBROADCASTQrm",  true},
-      {"VPBROADCASTQZ128r",   "VPBROADCASTQrr",  true},
-      {"VPBROADCASTQZ256m",   "VPBROADCASTQYrm", false},
-      {"VPBROADCASTQZ256r",   "VPBROADCASTQYrr", false},
-
-      {"VBROADCASTSDZ256m",   "VBROADCASTSDYrm", false},
-      {"VBROADCASTSDZ256r",   "VBROADCASTSDYrr", false},
-
-      {"VEXTRACTF64x2Z256mr", "VEXTRACTF128mr",  false},
-      {"VEXTRACTF64x2Z256rr", "VEXTRACTF128rr",  false},
-      {"VEXTRACTI64x2Z256mr", "VEXTRACTI128mr",  false},
-      {"VEXTRACTI64x2Z256rr", "VEXTRACTI128rr",  false},
-
-      {"VINSERTF64x2Z256rm",  "VINSERTF128rm",   false},
-      {"VINSERTF64x2Z256rr",  "VINSERTF128rr",   false},
-      {"VINSERTI64x2Z256rm",  "VINSERTI128rm",   false},
-      {"VINSERTI64x2Z256rr",  "VINSERTI128rr",   false}
+    {"VMOVDQU8Z128mr",      "VMOVDQUmr",       true},
+    {"VMOVDQU8Z128rm",      "VMOVDQUrm",       true},
+    {"VMOVDQU8Z128rr",      "VMOVDQUrr",       true},
+    {"VMOVDQU8Z128rr_REV",  "VMOVDQUrr_REV",   true},
+    {"VMOVDQU16Z128mr",     "VMOVDQUmr",       true},
+    {"VMOVDQU16Z128rm",     "VMOVDQUrm",       true},
+    {"VMOVDQU16Z128rr",     "VMOVDQUrr",       true},
+    {"VMOVDQU16Z128rr_REV", "VMOVDQUrr_REV",   true},
+    {"VMOVDQU8Z256mr",      "VMOVDQUYmr",      false},
+    {"VMOVDQU8Z256rm",      "VMOVDQUYrm",      false},
+    {"VMOVDQU8Z256rr",      "VMOVDQUYrr",      false},
+    {"VMOVDQU8Z256rr_REV",  "VMOVDQUYrr_REV",  false},
+    {"VMOVDQU16Z256mr",     "VMOVDQUYmr",      false},
+    {"VMOVDQU16Z256rm",     "VMOVDQUYrm",      false},
+    {"VMOVDQU16Z256rr",     "VMOVDQUYrr",      false},
+    {"VMOVDQU16Z256rr_REV", "VMOVDQUYrr_REV",  false},
+
+    {"VPERMILPDZ128mi",     "VPERMILPDmi",     true},
+    {"VPERMILPDZ128ri",     "VPERMILPDri",     true},
+    {"VPERMILPDZ128rm",     "VPERMILPDrm",     true},
+    {"VPERMILPDZ128rr",     "VPERMILPDrr",     true},
+    {"VPERMILPDZ256mi",     "VPERMILPDYmi",    false},
+    {"VPERMILPDZ256ri",     "VPERMILPDYri",    false},
+    {"VPERMILPDZ256rm",     "VPERMILPDYrm",    false},
+    {"VPERMILPDZ256rr",     "VPERMILPDYrr",    false},
+
+    {"VPBROADCASTQZ128m",   "VPBROADCASTQrm",  true},
+    {"VPBROADCASTQZ128r",   "VPBROADCASTQrr",  true},
+    {"VPBROADCASTQZ256m",   "VPBROADCASTQYrm", false},
+    {"VPBROADCASTQZ256r",   "VPBROADCASTQYrr", false},
+
+    {"VBROADCASTSDZ256m",   "VBROADCASTSDYrm", false},
+    {"VBROADCASTSDZ256r",   "VBROADCASTSDYrr", false},
+
+    {"VEXTRACTF64x2Z256mr", "VEXTRACTF128mr",  false},
+    {"VEXTRACTF64x2Z256rr", "VEXTRACTF128rr",  false},
+    {"VEXTRACTI64x2Z256mr", "VEXTRACTI128mr",  false},
+    {"VEXTRACTI64x2Z256rr", "VEXTRACTI128rr",  false},
+
+    {"VINSERTF64x2Z256rm",  "VINSERTF128rm",   false},
+    {"VINSERTF64x2Z256rr",  "VINSERTF128rr",   false},
+    {"VINSERTI64x2Z256rm",  "VINSERTI128rm",   false},
+    {"VINSERTI64x2Z256rr",  "VINSERTI128rr",   false}
   };
 };
 
@@ -149,7 +149,7 @@ void X86EVEX2VEXTablesEmitter::printTabl
 
   // Print all entries added to the table
   for (auto Pair : Table) {
-    OS << "{ X86::" << Pair.first->TheDef->getName()
+    OS << "  { X86::" << Pair.first->TheDef->getName()
        << ", X86::" << Pair.second->TheDef->getName() << " },\n";
   }
 
@@ -157,7 +157,7 @@ void X86EVEX2VEXTablesEmitter::printTabl
   for (const ManualEntry &Entry : ManuallyAddedEntries) {
     if ((Table == EVEX2VEX128 && Entry.Is128Bit) ||
         (Table == EVEX2VEX256 && !Entry.Is128Bit)) {
-      OS << "{ X86::" << Entry.EVEXInstStr << ", X86::" << Entry.VEXInstStr
+      OS << "  { X86::" << Entry.EVEXInstStr << ", X86::" << Entry.VEXInstStr
          << " },\n";
     }
   }




More information about the llvm-commits mailing list