[PATCH] D30472: [DAGCombine] Simplify ISD::AND in GetDemandedBits.

Eli Friedman via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 3 14:47:47 PST 2017


efriedma updated this revision to Diff 90536.
efriedma added a comment.

Don't call ComputeMaskedBits; just check for a constant.


Repository:
  rL LLVM

https://reviews.llvm.org/D30472

Files:
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  test/CodeGen/ARM/illegal-bitfield-loadstore.ll
  test/CodeGen/X86/avx512-insert-extract.ll
  test/CodeGen/X86/illegal-bitfield-loadstore.ll
  test/CodeGen/X86/xaluo.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D30472.90536.patch
Type: text/x-patch
Size: 12038 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170303/b7b0dd57/attachment.bin>


More information about the llvm-commits mailing list