rengolin added a comment. In https://reviews.llvm.org/D28623#645398, @rSerge wrote: > Likely it is the same problem with ARM instruction&data cache incoherency we've seen on AArch64. Let me replicate that fix here too... Makes sense. https://reviews.llvm.org/D28623