[PATCH] D28017: AMD family 17h (znver1) enablement

[Ganesh Gopalasubramanian via Phabricator via llvm-commits]

GGanesh updated this revision to Diff 83632.
GGanesh added a comment.

Adding znver1 to following tests.
a. LZCNT
b. Slow SHLD
c. slow unaligned memory

Added a TODO noting down znver1 scheduler model is due.


https://reviews.llvm.org/D28017

Files:
  lib/Support/Host.cpp
  lib/Target/X86/X86.td
  test/CodeGen/X86/cpus.ll
  test/CodeGen/X86/lzcnt-zext-cmp.ll
  test/CodeGen/X86/slow-unaligned-mem.ll
  test/CodeGen/X86/x86-64-double-shifts-var.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D28017.83632.patch
Type: text/x-patch
Size: 4870 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170109/e39953f2/attachment.bin>