[PATCH] D27317: AMDGPU: Fix handling of 16-bit immediates

[Matt Arsenault via Phabricator via llvm-commits]

arsenm updated this revision to Diff 80181.

https://reviews.llvm.org/D27317

Files:
  lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
  lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
  lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h
  lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp
  lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.h
  lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp
  lib/Target/AMDGPU/SIDefines.h
  lib/Target/AMDGPU/SIFoldOperands.cpp
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIInstrInfo.h
  lib/Target/AMDGPU/SIInstrInfo.td
  lib/Target/AMDGPU/SIInstructions.td
  lib/Target/AMDGPU/SIRegisterInfo.cpp
  lib/Target/AMDGPU/SIRegisterInfo.h
  lib/Target/AMDGPU/SIRegisterInfo.td
  lib/Target/AMDGPU/SIShrinkInstructions.cpp
  lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
  lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
  lib/Target/AMDGPU/VOP2Instructions.td
  test/CodeGen/AMDGPU/br_cc.f16.ll
  test/CodeGen/AMDGPU/commute-compares.ll
  test/CodeGen/AMDGPU/fadd.f16.ll
  test/CodeGen/AMDGPU/fmul.f16.ll
  test/CodeGen/AMDGPU/fsub.f16.ll
  test/CodeGen/AMDGPU/imm16.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.ldexp.f16.ll
  test/CodeGen/AMDGPU/llvm.maxnum.f16.ll
  test/CodeGen/AMDGPU/llvm.minnum.f16.ll
  test/CodeGen/AMDGPU/select.f16.ll
  test/CodeGen/MIR/AMDGPU/fold-imm-f16-f32.mir
  test/MC/AMDGPU/literal16.s
  test/MC/AMDGPU/vop2.s
  test/MC/Disassembler/AMDGPU/literal16_vi.txt
  test/MC/Disassembler/AMDGPU/missing_op.txt
  test/MC/Disassembler/AMDGPU/vop1.txt

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D27317.80181.patch
Type: text/x-patch
Size: 120452 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161203/5dc3ea62/attachment-0001.bin>