[llvm] r286341 - [AVX-512] Add test cases to demonstrate PR30947. We accidentally use 32 byte aligned store instructions when the original store was only 16 byte aligned if the store is from the lower bits of a subvector extract.
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Tue Nov 8 21:31:54 PST 2016
Author: ctopper
Date: Tue Nov 8 23:31:53 2016
New Revision: 286341
URL: http://llvm.org/viewvc/llvm-project?rev=286341&view=rev
Log:
[AVX-512] Add test cases to demonstrate PR30947. We accidentally use 32 byte aligned store instructions when the original store was only 16 byte aligned if the store is from the lower bits of a subvector extract.
Modified:
llvm/trunk/test/CodeGen/X86/avx512-extract-subvector.ll
Modified: llvm/trunk/test/CodeGen/X86/avx512-extract-subvector.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/avx512-extract-subvector.ll?rev=286341&r1=286340&r2=286341&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/avx512-extract-subvector.ll (original)
+++ llvm/trunk/test/CodeGen/X86/avx512-extract-subvector.ll Tue Nov 8 23:31:53 2016
@@ -285,6 +285,30 @@ entry:
ret void
}
+define void @extract_subvector512_v4f64_store_lo_align_16(double* nocapture %addr, <8 x double> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v4f64_store_lo_align_16:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <8 x double> %a, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
+ %1 = bitcast double* %addr to <4 x double>*
+ store <4 x double> %0, <4 x double>* %1, align 16
+ ret void
+}
+
+define void @extract_subvector512_v4f64_store_lo_align_32(double* nocapture %addr, <8 x double> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v4f64_store_lo_align_32:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <8 x double> %a, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
+ %1 = bitcast double* %addr to <4 x double>*
+ store <4 x double> %0, <4 x double>* %1, align 32
+ ret void
+}
+
define void @extract_subvector512_v8f32_store_lo(float* nocapture %addr, <16 x float> %a) nounwind uwtable ssp {
; SKX-LABEL: extract_subvector512_v8f32_store_lo:
; SKX: ## BB#0: ## %entry
@@ -297,6 +321,30 @@ entry:
ret void
}
+define void @extract_subvector512_v8f32_store_lo_align_16(float* nocapture %addr, <16 x float> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v8f32_store_lo_align_16:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <16 x float> %a, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
+ %1 = bitcast float* %addr to <8 x float>*
+ store <8 x float> %0, <8 x float>* %1, align 16
+ ret void
+}
+
+define void @extract_subvector512_v8f32_store_lo_align_32(float* nocapture %addr, <16 x float> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v8f32_store_lo_align_32:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <16 x float> %a, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
+ %1 = bitcast float* %addr to <8 x float>*
+ store <8 x float> %0, <8 x float>* %1, align 32
+ ret void
+}
+
define void @extract_subvector512_v4i64_store_lo(i64* nocapture %addr, <8 x i64> %a) nounwind uwtable ssp {
; SKX-LABEL: extract_subvector512_v4i64_store_lo:
; SKX: ## BB#0: ## %entry
@@ -309,6 +357,30 @@ entry:
ret void
}
+define void @extract_subvector512_v4i64_store_lo_align_16(i64* nocapture %addr, <8 x i64> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v4i64_store_lo_align_16:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <8 x i64> %a, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
+ %1 = bitcast i64* %addr to <4 x i64>*
+ store <4 x i64> %0, <4 x i64>* %1, align 16
+ ret void
+}
+
+define void @extract_subvector512_v4i64_store_lo_align_32(i64* nocapture %addr, <8 x i64> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v4i64_store_lo_align_32:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <8 x i64> %a, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
+ %1 = bitcast i64* %addr to <4 x i64>*
+ store <4 x i64> %0, <4 x i64>* %1, align 32
+ ret void
+}
+
define void @extract_subvector512_v8i32_store_lo(i32* nocapture %addr, <16 x i32> %a) nounwind uwtable ssp {
; SKX-LABEL: extract_subvector512_v8i32_store_lo:
; SKX: ## BB#0: ## %entry
@@ -321,6 +393,30 @@ entry:
ret void
}
+define void @extract_subvector512_v8i32_store_lo_align_16(i32* nocapture %addr, <16 x i32> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v8i32_store_lo_align_16:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <16 x i32> %a, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
+ %1 = bitcast i32* %addr to <8 x i32>*
+ store <8 x i32> %0, <8 x i32>* %1, align 16
+ ret void
+}
+
+define void @extract_subvector512_v8i32_store_lo_align_32(i32* nocapture %addr, <16 x i32> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v8i32_store_lo_align_32:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <16 x i32> %a, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
+ %1 = bitcast i32* %addr to <8 x i32>*
+ store <8 x i32> %0, <8 x i32>* %1, align 32
+ ret void
+}
+
define void @extract_subvector512_v16i16_store_lo(i16* nocapture %addr, <32 x i16> %a) nounwind uwtable ssp {
; SKX-LABEL: extract_subvector512_v16i16_store_lo:
; SKX: ## BB#0: ## %entry
@@ -333,6 +429,30 @@ entry:
ret void
}
+define void @extract_subvector512_v16i16_store_lo_align_16(i16* nocapture %addr, <32 x i16> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v16i16_store_lo_align_16:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <32 x i16> %a, <32 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
+ %1 = bitcast i16* %addr to <16 x i16>*
+ store <16 x i16> %0, <16 x i16>* %1, align 16
+ ret void
+}
+
+define void @extract_subvector512_v16i16_store_lo_align_32(i16* nocapture %addr, <32 x i16> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v16i16_store_lo_align_32:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <32 x i16> %a, <32 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
+ %1 = bitcast i16* %addr to <16 x i16>*
+ store <16 x i16> %0, <16 x i16>* %1, align 32
+ ret void
+}
+
define void @extract_subvector512_v32i8_store_lo(i8* nocapture %addr, <64 x i8> %a) nounwind uwtable ssp {
; SKX-LABEL: extract_subvector512_v32i8_store_lo:
; SKX: ## BB#0: ## %entry
@@ -345,6 +465,30 @@ entry:
ret void
}
+define void @extract_subvector512_v32i8_store_lo_align_16(i8* nocapture %addr, <64 x i8> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v32i8_store_lo_align_16:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <64 x i8> %a, <64 x i8> undef, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
+ %1 = bitcast i8* %addr to <32 x i8>*
+ store <32 x i8> %0, <32 x i8>* %1, align 16
+ ret void
+}
+
+define void @extract_subvector512_v32i8_store_lo_align_32(i8* nocapture %addr, <64 x i8> %a) nounwind uwtable ssp {
+; SKX-LABEL: extract_subvector512_v32i8_store_lo_align_32:
+; SKX: ## BB#0: ## %entry
+; SKX-NEXT: vmovaps %ymm0, (%rdi)
+; SKX-NEXT: retq
+entry:
+ %0 = shufflevector <64 x i8> %a, <64 x i8> undef, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
+ %1 = bitcast i8* %addr to <32 x i8>*
+ store <32 x i8> %0, <32 x i8>* %1, align 32
+ ret void
+}
+
define <4 x double> @test_mm512_mask_extractf64x4_pd(<4 x double> %__W, i8 %__U, <8 x double> %__A) {
; SKX-LABEL: test_mm512_mask_extractf64x4_pd:
; SKX: ## BB#0: ## %entry
More information about the llvm-commits
mailing list