[PATCH] D25759: [AVX512][llvm] Adding missing instructions' variations

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 19 22:10:03 PDT 2016

craig.topper added a comment.

I think this patch should really be split up into separate pieces. The multishift part is unrelated to the rest.

Also the Intel docs say zero masking for store instructions is a UD fault and not supported so I'm not sure the rest of this patch is correct.



More information about the llvm-commits mailing list