[PATCH] D25454: AMDGPU/SI: Update ISA version numbers for Tonga and Polaris10/11

Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 11 09:10:07 PDT 2016


This revision was automatically updated to reflect the committed changes.
Closed by commit rL283893: AMDGPU/SI: Update ISA version numbers for Tonga and Polaris10/11. (authored by chfang).

Changed prior to commit:
  https://reviews.llvm.org/D25454?vs=74175&id=74267#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D25454

Files:
  llvm/trunk/lib/Target/AMDGPU/AMDGPU.td
  llvm/trunk/lib/Target/AMDGPU/AMDGPUSubtarget.h
  llvm/trunk/lib/Target/AMDGPU/Processors.td
  llvm/trunk/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
  llvm/trunk/test/CodeGen/AMDGPU/hsa-note-no-func.ll


Index: llvm/trunk/test/CodeGen/AMDGPU/hsa-note-no-func.ll
===================================================================
--- llvm/trunk/test/CodeGen/AMDGPU/hsa-note-no-func.ll
+++ llvm/trunk/test/CodeGen/AMDGPU/hsa-note-no-func.ll
@@ -1,8 +1,12 @@
 ; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=kaveri | FileCheck --check-prefix=HSA --check-prefix=HSA-CI %s
-; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=carrizo | FileCheck --check-prefix=HSA --check-prefix=HSA-VI %s
-; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=fiji | FileCheck --check-prefix=HSA --check-prefix=HSA-FIJI %s
+; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=carrizo | FileCheck --check-prefix=HSA --check-prefix=HSA-VI801 %s
+; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=tonga | FileCheck --check-prefix=HSA --check-prefix=HSA-VI802 %s
+; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=fiji | FileCheck --check-prefix=HSA --check-prefix=HSA-VI803 %s
+; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=polaris10 | FileCheck --check-prefix=HSA --check-prefix=HSA-VI803 %s
+; RUN: llc < %s -mtriple=amdgcn--amdhsa -mcpu=polaris11 | FileCheck --check-prefix=HSA --check-prefix=HSA-VI803 %s
 
 ; HSA: .hsa_code_object_version 2,1
 ; HSA-CI: .hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
-; HSA-VI: .hsa_code_object_isa 8,0,1,"AMD","AMDGPU"
-; HSA-FIJI: .hsa_code_object_isa 8,0,3,"AMD","AMDGPU"
+; HSA-VI801: .hsa_code_object_isa 8,0,1,"AMD","AMDGPU"
+; HSA-VI802: .hsa_code_object_isa 8,0,2,"AMD","AMDGPU"
+; HSA-VI803: .hsa_code_object_isa 8,0,3,"AMD","AMDGPU"
Index: llvm/trunk/lib/Target/AMDGPU/Processors.td
===================================================================
--- llvm/trunk/lib/Target/AMDGPU/Processors.td
+++ llvm/trunk/lib/Target/AMDGPU/Processors.td
@@ -125,7 +125,7 @@
 //===----------------------------------------------------------------------===//
 
 def : ProcessorModel<"tonga",   SIQuarterSpeedModel,
-  [FeatureVolcanicIslands, FeatureSGPRInitBug, FeatureISAVersion8_0_0,
+  [FeatureVolcanicIslands, FeatureSGPRInitBug, FeatureISAVersion8_0_2,
    FeatureLDSBankCount32]
 >;
 
@@ -147,9 +147,9 @@
 >;
 
 def : ProcessorModel<"polaris10", SIQuarterSpeedModel,
-  [FeatureVolcanicIslands, FeatureISAVersion8_0_1, FeatureLDSBankCount32]
+  [FeatureVolcanicIslands, FeatureISAVersion8_0_3, FeatureLDSBankCount32]
 >;
 
 def : ProcessorModel<"polaris11", SIQuarterSpeedModel,
-  [FeatureVolcanicIslands, FeatureISAVersion8_0_1, FeatureLDSBankCount32]
+  [FeatureVolcanicIslands, FeatureISAVersion8_0_3, FeatureLDSBankCount32]
 >;
Index: llvm/trunk/lib/Target/AMDGPU/AMDGPU.td
===================================================================
--- llvm/trunk/lib/Target/AMDGPU/AMDGPU.td
+++ llvm/trunk/lib/Target/AMDGPU/AMDGPU.td
@@ -122,6 +122,7 @@
 def FeatureISAVersion7_0_1 : SubtargetFeatureISAVersion <7,0,1>;
 def FeatureISAVersion8_0_0 : SubtargetFeatureISAVersion <8,0,0>;
 def FeatureISAVersion8_0_1 : SubtargetFeatureISAVersion <8,0,1>;
+def FeatureISAVersion8_0_2 : SubtargetFeatureISAVersion <8,0,2>;
 def FeatureISAVersion8_0_3 : SubtargetFeatureISAVersion <8,0,3>;
 
 class SubtargetFeatureLocalMemorySize <int Value> : SubtargetFeature<
Index: llvm/trunk/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
===================================================================
--- llvm/trunk/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
+++ llvm/trunk/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
@@ -50,6 +50,9 @@
   if (Features.test(FeatureISAVersion8_0_1))
     return {8, 0, 1};
 
+  if (Features.test(FeatureISAVersion8_0_2))
+    return {8, 0, 2};
+
   if (Features.test(FeatureISAVersion8_0_3))
     return {8, 0, 3};
 
Index: llvm/trunk/lib/Target/AMDGPU/AMDGPUSubtarget.h
===================================================================
--- llvm/trunk/lib/Target/AMDGPU/AMDGPUSubtarget.h
+++ llvm/trunk/lib/Target/AMDGPU/AMDGPUSubtarget.h
@@ -53,6 +53,7 @@
     ISAVersion7_0_1,
     ISAVersion8_0_0,
     ISAVersion8_0_1,
+    ISAVersion8_0_2,
     ISAVersion8_0_3
   };
 


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D25454.74267.patch
Type: text/x-patch
Size: 3974 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161011/a9dbd368/attachment.bin>


More information about the llvm-commits mailing list