[PATCH] D21571: [AArch64] Avoid generating indexed vector instructions for Exynos

Renato Golin via llvm-commits llvm-commits at lists.llvm.org
Fri Sep 30 18:57:50 PDT 2016

Previous message: [PATCH] D21571: [AArch64] Avoid generating indexed vector instructions for Exynos
Next message: [PATCH] D25022: Register Calling Convention - CodeGen Basic Additions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rengolin added inline comments.


> AArch64TargetMachine.cpp:127
>  
> +static cl::opt<bool>
> +    EnableVectorByElement ("enable-vector-by-element-opt", cl::Hidden,

Quick question: what's the point of this flag? It's hidden, enabled b default and we're not testing it...

https://reviews.llvm.org/D21571

Previous message: [PATCH] D21571: [AArch64] Avoid generating indexed vector instructions for Exynos
Next message: [PATCH] D25022: Register Calling Convention - CodeGen Basic Additions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list