[PATCH] D24808: [AArch64] Avoid materializing 0.0 when generating FP CSEL

[Matthias Braun via llvm-commits]

MatzeB added a subscriber: MatzeB.
MatzeB added a comment.

Wouldn't this work with any constant? Should we consider it for the common DAGCombiner?


Repository:
  rL LLVM

https://reviews.llvm.org/D24808