[PATCH] D23172: Treat aliased registers as live in if-conversion

Jonas Paulsson via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 5 02:30:12 PDT 2016


jonpa added a comment.

It seems LivePhysRegs::addReg() adds the register and its sub regs, so I am thinking it should be enough here to iterate over super regs (including self) instead of all aliases?


Repository:
  rL LLVM

https://reviews.llvm.org/D23172





More information about the llvm-commits mailing list