[llvm] r274567 - AArch64: use correct SDValue # when looking for bitfield placement.
Tim Northover via llvm-commits
llvm-commits at lists.llvm.org
Tue Jul 5 11:02:57 PDT 2016
Author: tnorthover
Date: Tue Jul 5 13:02:57 2016
New Revision: 274567
URL: http://llvm.org/viewvc/llvm-project?rev=274567&view=rev
Log:
AArch64: use correct SDValue # when looking for bitfield placement.
The other use really does only care about the SDNode (it checks the
opcode against a whitelist), but bitFieldPlacement can be misled if
the node produces multiple results.
Patch by Ismail Badawi.
Added:
llvm/trunk/test/CodeGen/AArch64/aarch64-tryBitfieldInsertOpFromOr-crash.ll
Modified:
llvm/trunk/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
Modified: llvm/trunk/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp?rev=274567&r1=274566&r2=274567&view=diff
==============================================================================
--- llvm/trunk/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp (original)
+++ llvm/trunk/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp Tue Jul 5 13:02:57 2016
@@ -2172,7 +2172,8 @@ static bool tryBitfieldInsertOpFromOr(SD
SDValue Dst, Src;
unsigned ImmR, ImmS;
bool BiggerPattern = I / 2;
- SDNode *OrOpd0 = N->getOperand(I % 2).getNode();
+ SDValue OrOpd0Val = N->getOperand(I % 2);
+ SDNode *OrOpd0 = OrOpd0Val.getNode();
SDValue OrOpd1Val = N->getOperand((I + 1) % 2);
SDNode *OrOpd1 = OrOpd1Val.getNode();
@@ -2197,7 +2198,7 @@ static bool tryBitfieldInsertOpFromOr(SD
// If the mask on the insertee is correct, we have a BFXIL operation. We
// can share the ImmR and ImmS values from the already-computed UBFM.
- } else if (isBitfieldPositioningOp(CurDAG, SDValue(OrOpd0, 0),
+ } else if (isBitfieldPositioningOp(CurDAG, OrOpd0Val,
BiggerPattern,
Src, DstLSB, Width)) {
ImmR = (BitWidth - DstLSB) % BitWidth;
Added: llvm/trunk/test/CodeGen/AArch64/aarch64-tryBitfieldInsertOpFromOr-crash.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/AArch64/aarch64-tryBitfieldInsertOpFromOr-crash.ll?rev=274567&view=auto
==============================================================================
--- llvm/trunk/test/CodeGen/AArch64/aarch64-tryBitfieldInsertOpFromOr-crash.ll (added)
+++ llvm/trunk/test/CodeGen/AArch64/aarch64-tryBitfieldInsertOpFromOr-crash.ll Tue Jul 5 13:02:57 2016
@@ -0,0 +1,36 @@
+; RUN: llc <%s
+target datalayout = "e-m:e-i64:64-i128:128-n32:64-S128"
+target triple = "aarch64--linux-gnu"
+
+; Function Attrs: noreturn nounwind
+define void @foo(i32* %d) {
+entry:
+ %0 = ptrtoint i32* %d to i64
+ %1 = and i64 %0, -36028797018963969
+ %2 = inttoptr i64 %1 to i32*
+ %arrayidx5 = getelementptr inbounds i32, i32* %2, i64 1
+ %arrayidx6 = getelementptr inbounds i32, i32* %2, i64 2
+ %arrayidx7 = getelementptr inbounds i32, i32* %2, i64 3
+ br label %for.cond
+
+for.cond: ; preds = %for.cond, %entry
+ %B.0 = phi i32* [ %d, %entry ], [ %12, %for.cond ]
+ %3 = ptrtoint i32* %B.0 to i64
+ %4 = and i64 %3, -36028797018963969
+ %5 = inttoptr i64 %4 to i32*
+ %6 = load i32, i32* %5, align 4
+ %arrayidx1 = getelementptr inbounds i32, i32* %5, i64 1
+ %7 = load i32, i32* %arrayidx1, align 4
+ %arrayidx2 = getelementptr inbounds i32, i32* %5, i64 2
+ %8 = load i32, i32* %arrayidx2, align 4
+ %arrayidx3 = getelementptr inbounds i32, i32* %5, i64 3
+ %9 = load i32, i32* %arrayidx3, align 4
+ store i32 %6, i32* %2, align 4
+ store i32 %7, i32* %arrayidx5, align 4
+ store i32 %8, i32* %arrayidx6, align 4
+ store i32 %9, i32* %arrayidx7, align 4
+ %10 = ptrtoint i32* %arrayidx1 to i64
+ %11 = or i64 %10, 36028797018963968
+ %12 = inttoptr i64 %11 to i32*
+ br label %for.cond
+}
More information about the llvm-commits
mailing list