[PATCH] D18650: [X86] Introduction of a new CPU Lakemont

[Andrey Turetskiy via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL265128: [X86] Introduce Lakemont CPU. (authored by aturetsk).

Changed prior to commit:
  http://reviews.llvm.org/D18650?vs=52219&id=52340#toc

Repository:
  rL LLVM

http://reviews.llvm.org/D18650

Files:
  llvm/trunk/lib/Target/X86/X86.td
  llvm/trunk/test/CodeGen/X86/lakemont.ll

Index: llvm/trunk/test/CodeGen/X86/lakemont.ll
===================================================================
--- llvm/trunk/test/CodeGen/X86/lakemont.ll
+++ llvm/trunk/test/CodeGen/X86/lakemont.ll
@@ -0,0 +1,9 @@
+; RUN: llc < %s -march=x86 -mcpu=lakemont | FileCheck %s
+
+; Make sure -mcpu=lakemont implies soft floats.
+define float @test(float %a, float %b) nounwind readnone {
+; CHECK-LABEL: test:
+; CHECK: __addsf3
+  %add = fadd float %a, %b
+  ret float %add
+}
Index: llvm/trunk/lib/Target/X86/X86.td
===================================================================
--- llvm/trunk/lib/Target/X86/X86.td
+++ llvm/trunk/lib/Target/X86/X86.td
@@ -283,6 +283,9 @@
 def : Proc<"pentium4m",       [FeatureX87, FeatureSlowUAMem16, FeatureMMX,
                                FeatureSSE2, FeatureFXSR, FeatureSlowBTMem]>;
 
+// Intel Quark.
+def : Proc<"lakemont",        []>;
+
 // Intel Core Duo.
 def : ProcessorModel<"yonah", SandyBridgeModel,
                      [FeatureX87, FeatureSlowUAMem16, FeatureMMX, FeatureSSE3,


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18650.52340.patch
Type: text/x-patch
Size: 1040 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160401/de849881/attachment.bin>