[PATCH] D18559: AMDGPU: Add a shader calling convention

Bas Nieuwenhuizen via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 29 15:24:35 PDT 2016


bnieuwenhuizen updated this revision to Diff 51991.
bnieuwenhuizen added a comment.

One calling convention per shader kind it is then.

TCS/TES (or hardware HS/LS/ES etc.) are not added yet, because they
currently work the same as VS.


http://reviews.llvm.org/D18559

Files:
  include/llvm/IR/CallingConv.h
  lib/AsmParser/LLLexer.cpp
  lib/AsmParser/LLParser.cpp
  lib/AsmParser/LLToken.h
  lib/IR/AsmWriter.cpp
  lib/Target/AMDGPU/AMDGPU.h
  lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
  lib/Target/AMDGPU/AMDGPUCallingConv.td
  lib/Target/AMDGPU/AMDGPUMachineFunction.cpp
  lib/Target/AMDGPU/AMDGPUMachineFunction.h
  lib/Target/AMDGPU/AMDGPUSubtarget.cpp
  lib/Target/AMDGPU/AMDGPUSubtarget.h
  lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
  lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp
  lib/Target/AMDGPU/R600ISelLowering.cpp
  lib/Target/AMDGPU/R600InstrInfo.cpp
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SILowerControlFlow.cpp
  lib/Target/AMDGPU/SIMachineFunctionInfo.cpp
  lib/Target/AMDGPU/SITypeRewriter.cpp
  lib/Target/AMDGPU/SIWholeQuadMode.cpp
  lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
  lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
  test/Analysis/DivergenceAnalysis/AMDGPU/kernel-args.ll
  test/CodeGen/AMDGPU/amdgpu-shader-calling-convention.ll
  test/CodeGen/AMDGPU/big_alu.ll
  test/CodeGen/AMDGPU/bitcast.ll
  test/CodeGen/AMDGPU/call_fs.ll
  test/CodeGen/AMDGPU/cayman-loop-bug.ll
  test/CodeGen/AMDGPU/commute-shifts.ll
  test/CodeGen/AMDGPU/complex-folding.ll
  test/CodeGen/AMDGPU/elf.ll
  test/CodeGen/AMDGPU/fetch-limits.r600.ll
  test/CodeGen/AMDGPU/fetch-limits.r700+.ll
  test/CodeGen/AMDGPU/floor.ll
  test/CodeGen/AMDGPU/fmad.ll
  test/CodeGen/AMDGPU/fmax.ll
  test/CodeGen/AMDGPU/fmin.ll
  test/CodeGen/AMDGPU/inline-asm.ll
  test/CodeGen/AMDGPU/input-mods.ll
  test/CodeGen/AMDGPU/jump-address.ll
  test/CodeGen/AMDGPU/large-alloca-graphics.ll
  test/CodeGen/AMDGPU/llvm.AMDGPU.cube.ll
  test/CodeGen/AMDGPU/llvm.AMDGPU.kill.ll
  test/CodeGen/AMDGPU/llvm.SI.fs.interp.ll
  test/CodeGen/AMDGPU/llvm.SI.gather4.ll
  test/CodeGen/AMDGPU/llvm.SI.getlod.ll
  test/CodeGen/AMDGPU/llvm.SI.image.ll
  test/CodeGen/AMDGPU/llvm.SI.image.sample-masked.ll
  test/CodeGen/AMDGPU/llvm.SI.image.sample.ll
  test/CodeGen/AMDGPU/llvm.SI.image.sample.o.ll
  test/CodeGen/AMDGPU/llvm.SI.load.dword.ll
  test/CodeGen/AMDGPU/llvm.SI.packf16.ll
  test/CodeGen/AMDGPU/llvm.SI.sendmsg-m0.ll
  test/CodeGen/AMDGPU/llvm.SI.tbuffer.store.ll
  test/CodeGen/AMDGPU/llvm.SI.tid.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.atomic.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load.format.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.store.format.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.store.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.image.atomic.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.image.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.interp.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.mbcnt.ll
  test/CodeGen/AMDGPU/llvm.amdgpu.kilp.ll
  test/CodeGen/AMDGPU/llvm.cos.ll
  test/CodeGen/AMDGPU/llvm.pow.ll
  test/CodeGen/AMDGPU/llvm.sin.ll
  test/CodeGen/AMDGPU/load-input-fold.ll
  test/CodeGen/AMDGPU/m0-spill.ll
  test/CodeGen/AMDGPU/max-literals.ll
  test/CodeGen/AMDGPU/mubuf.ll
  test/CodeGen/AMDGPU/no-hsa-graphics-shaders.ll
  test/CodeGen/AMDGPU/predicate-dp4.ll
  test/CodeGen/AMDGPU/pv-packing.ll
  test/CodeGen/AMDGPU/pv.ll
  test/CodeGen/AMDGPU/r600-encoding.ll
  test/CodeGen/AMDGPU/r600-export-fix.ll
  test/CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll
  test/CodeGen/AMDGPU/r600cfg.ll
  test/CodeGen/AMDGPU/reciprocal.ll
  test/CodeGen/AMDGPU/ret.ll
  test/CodeGen/AMDGPU/ret_jump.ll
  test/CodeGen/AMDGPU/rv7x0_count3.ll
  test/CodeGen/AMDGPU/schedule-fs-loop-nested-if.ll
  test/CodeGen/AMDGPU/schedule-vs-if-nested-loop-failure.ll
  test/CodeGen/AMDGPU/schedule-vs-if-nested-loop.ll
  test/CodeGen/AMDGPU/sgpr-copy.ll
  test/CodeGen/AMDGPU/shared-op-cycle.ll
  test/CodeGen/AMDGPU/si-literal-folding.ll
  test/CodeGen/AMDGPU/si-lod-bias.ll
  test/CodeGen/AMDGPU/si-scheduler.ll
  test/CodeGen/AMDGPU/si-sgpr-spill.ll
  test/CodeGen/AMDGPU/si-spill-cf.ll
  test/CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll
  test/CodeGen/AMDGPU/smrd.ll
  test/CodeGen/AMDGPU/split-smrd.ll
  test/CodeGen/AMDGPU/subreg-coalescer-crash.ll
  test/CodeGen/AMDGPU/swizzle-export.ll
  test/CodeGen/AMDGPU/tex-clause-antidep.ll
  test/CodeGen/AMDGPU/texture-input-merge.ll
  test/CodeGen/AMDGPU/uniform-loop-inside-nonuniform.ll
  test/CodeGen/AMDGPU/vgpr-spill-emergency-stack-slot.ll
  test/CodeGen/AMDGPU/wait.ll
  test/CodeGen/AMDGPU/wqm.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18559.51991.patch
Type: text/x-patch
Size: 223338 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160329/0da641f3/attachment-0001.bin>


More information about the llvm-commits mailing list