[PATCH] D17297: [X86][AVX] Add shuffle masking support for EltsFromConsecutiveLoads

[Simon Pilgrim via llvm-commits]

RKSimon created this revision.
RKSimon added reviewers: mkuper, spatel, andreadb.
RKSimon added a subscriber: llvm-commits.
RKSimon set the repository for this revision to rL LLVM.

Add support for the case where we have a consecutive load (which must include the first + last elements) with a mixture of undef/zero elements. We load the vector and then apply a shuffle to clear the zero'd elements.

Repository:
  rL LLVM

http://reviews.llvm.org/D17297

Files:
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/merge-consecutive-loads-128.ll
  test/CodeGen/X86/merge-consecutive-loads-256.ll
  test/CodeGen/X86/merge-consecutive-loads-512.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D17297.48080.patch
Type: text/x-patch
Size: 22934 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160216/ec2ca294/attachment-0001.bin>