[PATCH] D16110: [Power9] Implement new vsx instructions: quad-precision move, fp-arithmetic

[Chuang-Yu Cheng via llvm-commits]

cycheng updated this revision to Diff 46748.
cycheng added a comment.

Updates:

- Shorten format name: XForm_RD5_XO5_RS5 -> X_RD5_XO5_RS5
- Move **X_VT5_XO5_VB5** to the beginning of p9 vector instruction section, because it is shared among other new vsx instructions
- Remove unnecessary comments


http://reviews.llvm.org/D16110

Files:
  lib/Target/PowerPC/PPC.td
  lib/Target/PowerPC/PPCInstrFormats.td
  lib/Target/PowerPC/PPCInstrVSX.td
  lib/Target/PowerPC/PPCSubtarget.cpp
  lib/Target/PowerPC/PPCSubtarget.h
  lib/Target/PowerPC/README_P9.txt
  test/MC/Disassembler/PowerPC/vsx.txt
  test/MC/PowerPC/vsx.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D16110.46748.patch
Type: text/x-patch
Size: 13352 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160203/1d4ea26e/attachment.bin>