[PATCH] D15302: [Greedy regalloc] Replace analyzeSiblingValues with something new [Part1]
Quentin Colombet via llvm-commits
llvm-commits at lists.llvm.org
Fri Jan 29 10:24:36 PST 2016
Could you check how this patch impacts our performance?
> On Jan 29, 2016, at 9:48 AM, Wei Mi <wmi at google.com> wrote:
> wmi updated this revision to Diff 46392.
> wmi marked an inline comment as done.
> wmi added a comment.
> Add SM_Speed split mode and use it as default. SM_Size sometimes will hoist spills from cold region in inner loop to hot region in outer loop, which is bad for performance. SM_Speed will only try to hoist spills from hot region to cold region. If it fails to hoist all the spills to a cold place, step back and remove spills dominated by others.
> Compare "hoistSpill + split-spill-mode=speed" with "hoistSpill + split-spill-mode=size", an internal benchmark gets 1.5% improvement. llvm testsuite has no perf change.
> rL LLVM
More information about the llvm-commits