[PATCH] D10781: MIR Parser: verify the implicit register operands.

[Alex Lorenz]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL241537: MIR Parser: Verify the implicit machine register operands. (authored by arphaman).

Changed prior to commit:
  http://reviews.llvm.org/D10781?vs=28604&id=29142#toc

Repository:
  rL LLVM

http://reviews.llvm.org/D10781

Files:
  llvm/trunk/lib/CodeGen/MIRParser/MIParser.cpp
  llvm/trunk/test/CodeGen/MIR/X86/expected-different-implicit-operand.mir
  llvm/trunk/test/CodeGen/MIR/X86/expected-different-implicit-register-flag.mir
  llvm/trunk/test/CodeGen/MIR/X86/expected-number-after-bb.mir
  llvm/trunk/test/CodeGen/MIR/X86/global-value-operands.mir
  llvm/trunk/test/CodeGen/MIR/X86/large-index-number-error.mir
  llvm/trunk/test/CodeGen/MIR/X86/machine-basic-block-operands.mir
  llvm/trunk/test/CodeGen/MIR/X86/machine-instructions.mir
  llvm/trunk/test/CodeGen/MIR/X86/missing-implicit-operand.mir
  llvm/trunk/test/CodeGen/MIR/X86/named-registers.mir
  llvm/trunk/test/CodeGen/MIR/X86/register-mask-operands.mir
  llvm/trunk/test/CodeGen/MIR/X86/unknown-machine-basic-block.mir
  llvm/trunk/test/CodeGen/MIR/X86/unknown-named-machine-basic-block.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D10781.29142.patch
Type: text/x-patch
Size: 16085 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150707/b117baef/attachment.bin>