[PATCH] D10900: Fix a bug in the A57FPLoadBalancing register tracking/scavenger due to aliasing registers.

Chad Rosier mcrosier at codeaurora.org
Mon Jul 6 07:48:08 PDT 2015

Previous message: [PATCH] D10900: Fix a bug in the A57FPLoadBalancing register tracking/scavenger due to aliasing registers.
Next message: [PATCH] D10955: [mips][microMIPS] Add microMIPS32r6 and microMIPS64r6 tests for existing 16-bit ADDIUR1SP, ADDIUR2, ADDIUS5 and ADDIUSP instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Committed revision 241449.


Repository:
  rL LLVM

http://reviews.llvm.org/D10900

Previous message: [PATCH] D10900: Fix a bug in the A57FPLoadBalancing register tracking/scavenger due to aliasing registers.
Next message: [PATCH] D10955: [mips][microMIPS] Add microMIPS32r6 and microMIPS64r6 tests for existing 16-bit ADDIUR1SP, ADDIUR2, ADDIUS5 and ADDIUSP instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list