[PATCH] [AArch64][ARM] Match interleaved memory accesses into ldN/stN/vldN/vstN intrinsics.
Hao.Liu at arm.com
Thu Jun 18 22:54:20 PDT 2015
Updated a new patch refactored according to Silviu's comment.
Comment at: lib/Target/ARM/ARMTargetMachine.cpp:41
@@ -40,1 +40,3 @@
+ cl::desc("Optimize interleaved memory accesses"
> Would it be better to only have one switch in the interleave pass instead of having a separate switch in each backend?
> The pass could return when executing runOnFunction if the option is not enabled.
More information about the llvm-commits