[PATCH] Allow code generation of ARM usat/ssat instructions

Ahmed Bougacha ahmed.bougacha at gmail.com
Mon Mar 16 20:05:51 PDT 2015


I should note I'm sitting on patches to add generic saturation support;  originally with dedicated intrinsics (there's a few months old RFC if you want to have a look), but now with SelectionDAG-level matching, with CodeGenPrepare's help.  With a few other tweaks, this enables:

- other target support (I gather you generate the ARM intrinsics, what that's unavailable elsewhere?),
- vectorization (on say AArch64 or X86, there are only vector saturation instructions),
- as well as DAG combines (stuff like X86 PACKSS, or add-with-saturation instructions, etc..).

Anyway: if you're interested, I can rebase and continue, and put the patch set up for review.  In the meantime I'll try to have a closer look to this one.

Thanks for working on this!
-Ahmed


http://reviews.llvm.org/D8371

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/






More information about the llvm-commits mailing list