[PATCH] [mips] Add backend support for Mips32r[35] and Mips64r[35].

Daniel Sanders daniel.sanders at imgtec.com
Tue Feb 3 10:29:34 PST 2015


Hi vmedic,

These ISA's didn't add any instructions so they are almost identical to
Mips32r2 and Mips64r2. Even the ELF e_flags are the same, However the ISA
revision in .MIPS.abiflags is 3 or 5 respectively instead of 2.

Depends on D7376, D7377

http://reviews.llvm.org/D7381

Files:
  include/llvm/Support/ELF.h
  lib/Target/Mips/AsmParser/MipsAsmParser.cpp
  lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.h
  lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp
  lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp
  lib/Target/Mips/Mips.td
  lib/Target/Mips/MipsSubtarget.h
  lib/Target/Mips/MipsTargetStreamer.h
  test/CodeGen/Mips/llvm-ir/add.ll
  test/CodeGen/Mips/llvm-ir/and.ll
  test/CodeGen/Mips/llvm-ir/ashr.ll
  test/CodeGen/Mips/llvm-ir/call.ll
  test/CodeGen/Mips/llvm-ir/indirectbr.ll
  test/CodeGen/Mips/llvm-ir/lshr.ll
  test/CodeGen/Mips/llvm-ir/mul.ll
  test/CodeGen/Mips/llvm-ir/or.ll
  test/CodeGen/Mips/llvm-ir/ret.ll
  test/CodeGen/Mips/llvm-ir/sdiv.ll
  test/CodeGen/Mips/llvm-ir/select.ll
  test/CodeGen/Mips/llvm-ir/shl.ll
  test/CodeGen/Mips/llvm-ir/srem.ll
  test/CodeGen/Mips/llvm-ir/sub.ll
  test/CodeGen/Mips/llvm-ir/udiv.ll
  test/CodeGen/Mips/llvm-ir/urem.ll
  test/CodeGen/Mips/llvm-ir/xor.ll
  test/MC/Disassembler/Mips/mips32r3/valid-mips32r3-le.txt
  test/MC/Disassembler/Mips/mips32r3/valid-mips32r3.txt
  test/MC/Disassembler/Mips/mips32r3/valid-xfail-mips32r3.txt
  test/MC/Disassembler/Mips/mips32r5/valid-mips32r5-le.txt
  test/MC/Disassembler/Mips/mips32r5/valid-mips32r5.txt
  test/MC/Disassembler/Mips/mips32r5/valid-xfail-mips32r5.txt
  test/MC/Disassembler/Mips/mips64r2/valid-xfail-mips64r2.txt
  test/MC/Disassembler/Mips/mips64r3/valid-mips64r3-el.txt
  test/MC/Disassembler/Mips/mips64r3/valid-mips64r3.txt
  test/MC/Disassembler/Mips/mips64r3/valid-xfail-mips64r3.txt
  test/MC/Disassembler/Mips/mips64r5/valid-mips64r5-el.txt
  test/MC/Disassembler/Mips/mips64r5/valid-mips64r5.txt
  test/MC/Disassembler/Mips/mips64r5/valid-xfail-mips64r5.txt
  test/MC/Mips/elf_eflags.s
  test/MC/Mips/mips32r3/abiflags.s
  test/MC/Mips/mips32r3/invalid-mips64r2.s
  test/MC/Mips/mips32r3/invalid.s
  test/MC/Mips/mips32r3/valid-xfail.s
  test/MC/Mips/mips32r3/valid.s
  test/MC/Mips/mips32r5/abiflags.s
  test/MC/Mips/mips32r5/invalid-mips64r2.s
  test/MC/Mips/mips32r5/invalid.s
  test/MC/Mips/mips32r5/valid-xfail.s
  test/MC/Mips/mips32r5/valid.s
  test/MC/Mips/mips64r3/abi-bad.s
  test/MC/Mips/mips64r3/abiflags.s
  test/MC/Mips/mips64r3/invalid.s
  test/MC/Mips/mips64r3/valid-xfail.s
  test/MC/Mips/mips64r3/valid.s
  test/MC/Mips/mips64r5/abi-bad.s
  test/MC/Mips/mips64r5/abiflags.s
  test/MC/Mips/mips64r5/invalid.s
  test/MC/Mips/mips64r5/valid-xfail.s
  test/MC/Mips/mips64r5/valid.s

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D7381.19244.patch
Type: text/x-patch
Size: 265991 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150203/b3ee1d86/attachment.bin>


More information about the llvm-commits mailing list