[PATCH] [ARM] Allow selecting VRINT[APMXZR] and VCVT[BT] instructions for FPv5

[Oliver Stannard]

Currently, we only codegen the VRINT[APMXZR] and VCVT[BT] instructions when targeting ARMv8, but they are actually present on any target with FP-ARMv8. Note that FP-ARMv8 is called FPv5 when is is part of an M-profile core, but they have the same instructions so we model them both FPARMv8 in the ARM backend.

http://reviews.llvm.org/D5543

Files:
  lib/Target/ARM/ARMISelLowering.cpp
  test/CodeGen/ARM/arm32-rounding.ll
  test/CodeGen/Thumb2/float-intrinsics-double.ll
  test/CodeGen/Thumb2/float-intrinsics-float.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D5543.14229.patch
Type: text/x-patch
Size: 12830 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140930/420ddf58/attachment.bin>