[PATCH] [mips] Don't use odd-numbered float registers for double arguments for fastcc calling convention if FP is 64-bit and +nooddspreg is used

[Sasa Stankovic]

Hi dsanders,

[mips] Don't use odd-numbered float registers for double arguments for fastcc calling convention if FP is 64-bit and +nooddspreg is used.

http://reviews.llvm.org/D4981

Files:
  lib/Target/Mips/MipsCallingConv.td
  test/CodeGen/Mips/fastcc.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D4981.12695.patch
Type: text/x-patch
Size: 6472 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140820/338c1a30/attachment.bin>