[llvm] r215151 - MachineCombiner Pass for selecting faster instruction sequence on AArch64

Chad Rosier mcrosier at codeaurora.org
Mon Aug 11 18:18:13 PDT 2014


Hi Gerolf,
If you could get this in tonight, it would be greatly appreciated!

 Chad

> I have a one line fix I will commit later.  There can be dangling
> DBG_VALUEs when instructions are combined,
>
> Gerolf
>
> Sent from my iPhone
>
>> On Aug 11, 2014, at 9:10 AM, Chandler Carruth <chandlerc at google.com>
>> wrote:
>>
>>
>>> On Mon, Aug 11, 2014 at 9:02 AM, Chad Rosier <mcrosier at codeaurora.org>
>>> wrote:
>>> Hi Gerolf,
>>> I believe this commit is causing an ICE.
>>
>> Since this is causing an ICE and we have a reduced test case, revert to
>> green until the fix is ready? (unless its imminent anyways...)
>


-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation




More information about the llvm-commits mailing list