[llvm] r214469 - [PowerPC] Recognize consecutive memory accesses from intrinsics

Matt Arsenault Matthew.Arsenault at amd.com
Thu Jul 31 18:23:00 PDT 2014


On 07/31/2014 06:02 PM, Hal Finkel wrote:
> +// Like SelectionDAG::isConsecutiveLoad, but also works for stores, and does
> +// not enforce equality of the chain operands.
> +static bool isConsecutiveLS(SDNode *N, LSBaseSDNode *Base,
What's the reasoning for isConsecutiveLoad enforcing chain equality? 
Could we move this variant to SelectionDAG?



More information about the llvm-commits mailing list