[PATCH] Implement ISB memory barrier intrinsic for AArch32

Yi Kong kongy.dev at gmail.com
Thu Jul 3 06:22:23 PDT 2014


Hi Renato, Saleem, Tim,

Builtin memory barriers intrinsics are required to implement ACLE dmb,
dsb and isb. In LLVM, __builtin_arm_[dmb/dsb] are already implemented
for AArch32.

The patch adds support for __builtin_arm_isb. Also corrects DSB and
ISB instructions modelling by adding has-side-effects property.

Cheers,
Yi
-------------- next part --------------
A non-text attachment was scrubbed...
Name: cfe-ARM-Implement-memory-barriers-intrinsics.patch
Type: text/x-patch
Size: 4468 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140703/80312c3b/attachment.bin>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: llvm-ARM-Implement-memory-barriers-intrinsics.patch
Type: text/x-patch
Size: 7119 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140703/80312c3b/attachment-0001.bin>


More information about the llvm-commits mailing list