[PATCH] Add support to recognize non SIMD kind of parallelism in SLPVectorizer

[Karthik Bhat]

Hi Hal,
Thanks for the review. 
Yes we can handle fsub,fadd,fsub sequence as well. 
Updated the patch as per review comments to handle sequence fsub,fadd,fsub,fadd,... and also add/sub sequence. 
Updated the test case to check for the shuffle mask used.

Please if you could review the same.
Thanks
Karthik Bhat

http://reviews.llvm.org/D4015

Files:
  include/llvm/Analysis/TargetTransformInfo.h
  lib/Analysis/TargetTransformInfo.cpp
  lib/CodeGen/BasicTargetTransformInfo.cpp
  lib/Transforms/Vectorize/SLPVectorizer.cpp
  test/Transforms/SLPVectorizer/X86/addsub.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D4015.10546.patch
Type: text/x-patch
Size: 21950 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140618/ab2ea7db/attachment.bin>