[PATCH] [ARM64] Implement NEON post-increment LD1 (lane) and post-increment LD1R
Hao.Liu at arm.com
Fri May 16 01:28:26 PDT 2014
This patch has two steps:
(1) do post LD1 combine in ARM64ISelLowing
(2) do select post LD1 in ARM64ISelDAGToDAG
So you mean it's better to not to do post LD1 combine in ARM64ISelLowering? We can do such combine and select in one step in ARM64ISelDAGToDAG?
If so, considering other post NEON load/store like LD2/LD3/LD4 are also implemented in two steps, they also need to be refactored.
More information about the llvm-commits