[PATCH] [AArch64] Add register spill code for large super registers such as DPair, DTriple ...

Jakob Stoklund Olesen stoklund at 2pi.dk
Tue Jan 7 10:11:07 PST 2014


On Jan 7, 2014, at 3:03 AM, Hao Liu <Hao.Liu at arm.com> wrote:

> 
>  As in the last commit I removed the code for spilling/filling D tuples, I re-add D tuple spill/fill code again.
> 
>  There is still no test cases for D tuples, as the original test cases are too large (hundreds of lines) and difficult to be simplified. The situation of D tuples is similar to Q tuples, so we don't need to worry too much about the correctness of D tuples.

You can use inline assembly to force spilling. See for example test/CodeGen/Thumb2/aligned-spill.ll

Thanks,
/jakob




More information about the llvm-commits mailing list