[LLVMdev] Problems with 64-bit register operands of inline asm on ARM

[Renato Golin]

On 22 June 2013 18:58, <weimingz at codeaurora.org> wrote:

> My patch can make integrated-as's job easier because it guarantees that an
> even reg is emitted for %0 place holder and the consecutive odd reg is
> available to be used.
>

Looks good to me. We can worry about %0 later.

cheers,
--renato
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130622/127a3e7e/attachment.html>