[PATCH] Support FPINST and FPINST2 as operands to vmsr/vmrs

[Mihail Popa]

Hi.

This patch adds support for FPINST/FPINST2 as operands to vmsr/vmrs. 
These are optional registers that may be supported some ARM 
implementations to aid with resolution of floating point exceptions. The 
manual pages for vmsr and vmrs do not detail their use. Encodings and 
other information can be found in ARM Architecture Reference Manual 
section F, chapter 6, paragraph 3.

Regards,
Mihai
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130610/973717bc/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: LLVM-740.fpinst.patch
Type: text/x-patch
Size: 4004 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130610/973717bc/attachment.bin>