[llvm-commits] [llvm] r155477 - /llvm/trunk/test/CodeGen/X86/avx2-shuffle.ll

[Nadav Rotem]

Author: nadav
Date: Tue Apr 24 14:57:38 2012
New Revision: 155477

URL: http://llvm.org/viewvc/llvm-project?rev=155477&view=rev
Log:
Fix the testcase. We do expect two vblendw on XMMs.

Modified:
    llvm/trunk/test/CodeGen/X86/avx2-shuffle.ll

Modified: llvm/trunk/test/CodeGen/X86/avx2-shuffle.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/avx2-shuffle.ll?rev=155477&r1=155476&r2=155477&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/avx2-shuffle.ll (original)
+++ llvm/trunk/test/CodeGen/X86/avx2-shuffle.ll Tue Apr 24 14:57:38 2012
@@ -1,13 +1,14 @@
 ; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=core-avx2 -mattr=+avx2 | FileCheck %s
 
-; Make sure that we don't match this shuffle using the vpblendw instruction. 
-; The mask for the vpblendw instruction needs to be identical for both halves 
-; of the YMM.
+; Make sure that we don't match this shuffle using the vpblendw YMM instruction.
+; The mask for the vpblendw instruction needs to be identical for both halves
+; of the YMM. Need to use two vpblendw instructions.
 
 ; CHECK: blendw1
-; CHECK-NOT: vpblendw
+; CHECK: vpblendw
+; CHECK: vpblendw
 ; CHECK: ret
 define <16 x i16> @blendw1(<16 x i16> %a, <16 x i16> %b) nounwind alwaysinline {
-  %t = shufflevector <16 x i16> %a, <16 x i16> %b, <16 x i32> <i32 0, i32 17, i32 18, i32 3, i32 20, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
+  %t = shufflevector <16 x i16> %a, <16 x i16> %b, <16 x i32> <i32 0, i32 17, i32 18, i32 3, i32 20, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 31>
   ret <16 x i16> %t
 }