[llvm-commits] [PATCH] Correctly fail decoding of LDRD with odd Rt field

James Molloy james.molloy at arm.com
Mon Aug 15 07:50:12 PDT 2011


Hi,

 

The attached patch causes decoding to fail if the Rt field of an LDRD/STRD
is odd (Rt&0x1 != 0), as specified in A.6.68. Testcase added.

 

I wanted to add an assert to the encoder too, but couldn't see an obvious
way to do this as the Rt field is decoded by the generic
"getMachineOpValue()" function direct from tablegen.

 

Cheers,

 

James

 
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20110815/6ea02ca7/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: LDRDSTRD.patch
Type: application/octet-stream
Size: 1843 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20110815/6ea02ca7/attachment.obj>


More information about the llvm-commits mailing list