[llvm-commits] Add some ARM instruction encoding bits for "register" and "register-shifted register"

[Johnny Chen]

For 'r', add:

  let Inst{4} = 0;

For 's', add:

  let Inst{4} = 1;
  let Inst{7} = 0;

-------------- next part --------------
A non-text attachment was scrubbed...
Name: ARMInstrInfo.td.patch
Type: application/octet-stream
Size: 5575 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20091014/0147294c/attachment.obj>