[llvm-commits] [llvm] r78630 - /llvm/trunk/lib/Target/X86/X86InstrInfo.td

[Daniel Dunbar]

Hi Sean,

We might want INTO as well, while you are in the neighborhood?

 - Daniel

On Mon, Aug 10, 2009 at 6:09 PM, Sean Callanan<scallanan at apple.com> wrote:
> Author: spyffe
> Date: Mon Aug 10 20:09:06 2009
> New Revision: 78630
>
> URL: http://llvm.org/viewvc/llvm-project?rev=78630&view=rev
> Log:
> Added the x86 INT instructions; both the special-case INT 3 and the general-case
> INT i8.  These instructions are only for interpretation by disassemblers, not
> for emission, so they do not as yet have patterns.
>
> Modified:
>    llvm/trunk/lib/Target/X86/X86InstrInfo.td
>
> Modified: llvm/trunk/lib/Target/X86/X86InstrInfo.td
> URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrInfo.td?rev=78630&r1=78629&r2=78630&view=diff
>
> ==============================================================================
> --- llvm/trunk/lib/Target/X86/X86InstrInfo.td (original)
> +++ llvm/trunk/lib/Target/X86/X86InstrInfo.td Mon Aug 10 20:09:06 2009
> @@ -518,6 +518,10 @@
>                 "nopl\t$zero", []>, TB;
>  }
>
> +// Trap
> +def INT3 : I<0xcc, RawFrm, (outs), (ins), "int 3", []>;
> +def INT : I<0xcd, RawFrm, (outs), (ins i8imm:$trap), "int\t$trap", []>;
> +
>  // PIC base
>  let neverHasSideEffects = 1, isNotDuplicable = 1, Uses = [ESP] in
>   def MOVPC32r : Ii32<0xE8, Pseudo, (outs GR32:$reg), (ins piclabel:$label),
>
>
> _______________________________________________
> llvm-commits mailing list
> llvm-commits at cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits
>