[llvm-commits] [llvm] r77625 - in /llvm/trunk: lib/Target/ARM/ARMInstrThumb2.td test/CodeGen/Thumb2/thumb2-lsr3.ll

David Goodwin david_goodwin at apple.com
Thu Jul 30 14:38:40 PDT 2009


Author: david_goodwin
Date: Thu Jul 30 16:38:40 2009
New Revision: 77625

URL: http://llvm.org/viewvc/llvm-project?rev=77625&view=rev
Log:
Darwin assembler now supports "rrx", so remove workaround.

Modified:
    llvm/trunk/lib/Target/ARM/ARMInstrThumb2.td
    llvm/trunk/test/CodeGen/Thumb2/thumb2-lsr3.ll

Modified: llvm/trunk/lib/Target/ARM/ARMInstrThumb2.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/ARM/ARMInstrThumb2.td?rev=77625&r1=77624&r2=77625&view=diff

==============================================================================
--- llvm/trunk/lib/Target/ARM/ARMInstrThumb2.td (original)
+++ llvm/trunk/lib/Target/ARM/ARMInstrThumb2.td Thu Jul 30 16:38:40 2009
@@ -719,9 +719,8 @@
 defm t2ASR  : T2I_sh_ir<"asr", BinOpFrag<(sra  node:$LHS, node:$RHS)>>;
 defm t2ROR  : T2I_sh_ir<"ror", BinOpFrag<(rotr node:$LHS, node:$RHS)>>;
 
-// FIXME should be "rrx $dst,$src" once <rdar://problem/7098328> is fixed
 def t2MOVrx : T2sI<(outs GPR:$dst), (ins GPR:$src),
-                   "mov", ".w $dst, $src, rrx",
+                   "rrx", ".w $dst, $src",
                    [(set GPR:$dst, (ARMrrx GPR:$src))]>;
 
 let Defs = [CPSR] in {

Modified: llvm/trunk/test/CodeGen/Thumb2/thumb2-lsr3.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/Thumb2/thumb2-lsr3.ll?rev=77625&r1=77624&r2=77625&view=diff

==============================================================================
--- llvm/trunk/test/CodeGen/Thumb2/thumb2-lsr3.ll (original)
+++ llvm/trunk/test/CodeGen/Thumb2/thumb2-lsr3.ll Thu Jul 30 16:38:40 2009
@@ -2,7 +2,7 @@
 
 define i1 @test1(i64 %poscnt, i32 %work) {
 entry:
-; CHECK: mov.w r0, r0, rrx
+; CHECK: rrx r0, r0
 ; CHECK: lsrs.w r1, r1, #1
 	%0 = lshr i64 %poscnt, 1
 	%1 = icmp eq i64 %0, 0
@@ -11,7 +11,7 @@
 
 define i1 @test2(i64 %poscnt, i32 %work) {
 entry:
-; CHECK: mov.w r0, r0, rrx
+; CHECK: rrx r0, r0
 ; CHECK: asrs.w r1, r1, #1
 	%0 = ashr i64 %poscnt, 1
 	%1 = icmp eq i64 %0, 0





More information about the llvm-commits mailing list