[llvm-commits] CVS: llvm/lib/Target/Alpha/AlphaISelPattern.cpp

Andrew Lenharth alenhar2 at cs.uiuc.edu
Sun Feb 13 21:41:59 PST 2005



Changes in directory llvm/lib/Target/Alpha:

AlphaISelPattern.cpp updated: 1.52 -> 1.53
---
Log message:

fix setcc on floats, fixes singlesource:pi, perhaps others

---
Diffs of the changes:  (+5 -1)

 AlphaISelPattern.cpp |    6 +++++-
 1 files changed, 5 insertions(+), 1 deletion(-)


Index: llvm/lib/Target/Alpha/AlphaISelPattern.cpp
diff -u llvm/lib/Target/Alpha/AlphaISelPattern.cpp:1.52 llvm/lib/Target/Alpha/AlphaISelPattern.cpp:1.53
--- llvm/lib/Target/Alpha/AlphaISelPattern.cpp:1.52	Sat Feb 12 15:11:17 2005
+++ llvm/lib/Target/Alpha/AlphaISelPattern.cpp	Sun Feb 13 23:41:43 2005
@@ -63,6 +63,8 @@
       setOperationAction(ISD::MEMSET           , MVT::Other, Expand);
       setOperationAction(ISD::MEMCPY           , MVT::Other, Expand);
 
+      setOperationAction(ISD::SETCC            , MVT::f32,   Promote);
+
       computeRegisterProperties();
       
       addLegalFPImmediate(+0.0); //F31
@@ -1109,15 +1111,17 @@
           //Can only compare doubles, and dag won't promote for me
           if (SetCC->getOperand(0).getValueType() == MVT::f32)
           {
+            std::cerr << "Setcc On float?\n";
             Tmp3 = MakeReg(MVT::f64);
             BuildMI(BB, Alpha::CVTST, 1, Tmp3).addReg(Tmp1);
             Tmp1 = Tmp3;
           }
           if (SetCC->getOperand(1).getValueType() == MVT::f32)
           {
+            std::cerr << "Setcc On float?\n";
             Tmp3 = MakeReg(MVT::f64);
             BuildMI(BB, Alpha::CVTST, 1, Tmp3).addReg(Tmp2);
-            Tmp1 = Tmp2;
+            Tmp2 = Tmp3;
           }
 
           if (rev) std::swap(Tmp1, Tmp2);






More information about the llvm-commits mailing list