[llvm-commits] CVS: llvm/lib/Target/SparcV8/SparcV8RegisterInfo.td

Brian Gaeke gaeke at cs.uiuc.edu
Wed Mar 3 22:38:01 PST 2004


Changes in directory llvm/lib/Target/SparcV8:

SparcV8RegisterInfo.td updated: 1.3 -> 1.4

---
Log message:

Floating point regs

---
Diffs of the changes:  (+17 -2)

Index: llvm/lib/Target/SparcV8/SparcV8RegisterInfo.td
diff -u llvm/lib/Target/SparcV8/SparcV8RegisterInfo.td:1.3 llvm/lib/Target/SparcV8/SparcV8RegisterInfo.td:1.4
--- llvm/lib/Target/SparcV8/SparcV8RegisterInfo.td:1.3	Sat Feb 28 23:18:30 2004
+++ llvm/lib/Target/SparcV8/SparcV8RegisterInfo.td	Wed Mar  3 22:37:22 2004
@@ -15,6 +15,10 @@
 class Ri<bits<5> num> : Register {
   field bits<5> Num = num;        // Numbers are identified with a 5 bit ID
 }
+// Rf - 32-bit floating-point registers
+class Rf<bits<5> num> : Register {
+  field bits<5> Num = num;        // Numbers are identified with a 5 bit ID
+}
 
 let Namespace = "V8" in {
   def G0 : Ri< 0>;    def G1 : Ri< 1>;    def G2 : Ri< 2>;    def G3 : Ri< 3>;
@@ -29,8 +33,15 @@
   // Standard register aliases.
   def SP : Ri<14>;    def FP : Ri<30>;
 
-  // Floating-point registers?
-  // ...
+  // Floating-point registers:
+  def F0  : Rf< 0>; def F1  : Rf< 1>; def F2  : Rf< 2>; def F3  : Rf< 3>;
+  def F4  : Rf< 4>; def F5  : Rf< 5>; def F6  : Rf< 6>; def F7  : Rf< 7>;
+  def F8  : Rf< 8>; def F9  : Rf< 9>; def F10 : Rf<10>; def F11 : Rf<11>;
+  def F12 : Rf<12>; def F13 : Rf<13>; def F14 : Rf<14>; def F15 : Rf<15>;
+  def F16 : Rf<16>; def F17 : Rf<17>; def F18 : Rf<18>; def F19 : Rf<19>;
+  def F20 : Rf<20>; def F21 : Rf<21>; def F22 : Rf<22>; def F23 : Rf<23>;
+  def F24 : Rf<24>; def F25 : Rf<25>; def F26 : Rf<26>; def F27 : Rf<27>;
+  def F28 : Rf<28>; def F29 : Rf<29>; def F30 : Rf<30>; def F31 : Rf<31>;
 }
 
 
@@ -43,3 +54,7 @@
                                      O0, O1, O2, O3, O4, O5, O6, O7,
                                      L0, L1, L2, L3, L4, L5, L6, L7,
                                      I0, I1, I2, I3, I4, I5, I6, I7]>;
+
+def FPRegs : RegisterClass<f32, 4, [F0, F1, F2, F3, F4, F5, F6, F7, F8,
+  F9, F10, F11, F12, F13, F14, F15, F16, F17, F18, F19, F20, F21, F22,
+  F23, F24, F25, F26, F27, F28, F29, F30, F31]>;





More information about the llvm-commits mailing list