[llvm-commits] CVS: llvm/lib/Target/SparcV8/SparcV8Reg.td

[Misha Brukman]

Changes in directory llvm/lib/Target/SparcV8:

SparcV8Reg.td updated: 1.2 -> 1.3

---
Log message:

SparcV8 regs are really 32-bit, not 64! Thanks, Chris.


---
Diffs of the changes:  (+1 -1)

Index: llvm/lib/Target/SparcV8/SparcV8Reg.td
diff -u llvm/lib/Target/SparcV8/SparcV8Reg.td:1.2 llvm/lib/Target/SparcV8/SparcV8Reg.td:1.3
--- llvm/lib/Target/SparcV8/SparcV8Reg.td:1.2	Wed Feb 25 15:00:05 2004
+++ llvm/lib/Target/SparcV8/SparcV8Reg.td	Wed Feb 25 15:03:02 2004
@@ -36,7 +36,7 @@
 // FIXME: the register order should be defined in terms of the preferred
 // allocation order...
 //
-def IntRegs : RegisterClass<i64, 8, [G0, G1, G2, G3, G4, G5, G6, G7,
+def IntRegs : RegisterClass<i32, 8, [G0, G1, G2, G3, G4, G5, G6, G7,
                                      O0, O1, O2, O3, O4, O5, O6, O7,
                                      L0, L1, L2, L3, L4, L5, L6, L7,
                                      I0, I1, I2, I3, I4, I5, I6, I7]>;