<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/147124>147124</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            Should I do an instruction as illegal when there are two different eew addresses in the same register?
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            new issue
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          fengxh001
      </td>
    </tr>
</table>

<pre>
    In Unprivileged Architecture,  I found “An encoding that would result in the same vector register being read with two or more different EEWs, including when the vector register appears at different positions within two or more vector register groups, is reserved.”


eg：
   1. vluxei16.v  v4 （x16） v0  v0.t  /// V0 have two eew,  eew=sew and eew=1；  

In spike，i don't find a illegal check for this case，Should I do this case as illegal Instruction？ 
</pre>
<img width="1" height="1" alt="" src="http://email.email.llvm.org/o/eJxcUl2PoywU_jV4czIGUVu98KLTqUmv37y71xSOwg4FA6iz_36j1m13EhIk-HxxHh6C7i1iQ8p3Un4kfIzK-aZD238pSrPk5uTv5mrhfzt4PWmDPUo4eaF0RBFHj4SdAa7QudFKIBdGKkrq88kCWuGktj1ExSPMbjQSPIbRRNAWokII_I4woYjOg8deh4gebrhgPHIJs44K4uzAebg7jyB116FHG-Fy-RkWZW2FGVeVWeHG-p2QDwNyH4DHF_zggo7a2bCKLH5eZL4z9N6NwyYXlgjoJ5TpnvWD0NO2sCeXlryfSb2cACBLYTLjF-rskE4AUwGPH6rqKzvs3zVMFGCiaQQgrN0W_KCg-ISrMcR5feZlzz8CzsCtfJyyXfMdYLNxtRAG_Yk7_1mDdJawY4ROWwkctDHYcwNCofiEznmISgcQPDxB_6l1YleQ7nkLPPwFX22IfhTLK-4WWkhkk8s6r3mCTXYss0NVsZIlqqmFKDvGciklrTNJUQomRXXIOM8LIYpEN4yykh5pSQtaZCyldVblZV7Lo-gEPXJSULxzbVJjpnvqfJ_oEEZssuKYsSIx_IYmrD1mzOIM6y1hbKm1bxbQ223sAymo0SGGJ03U0WDzmpdb0M90r6H3lnkE7rfhPEuFy2Ck9BgChn9KvleJ5G0yetOoGIdA8tM2615HNd5S4e6EtYutx_Y2ePcLRSSsXcMEwtpH2qlhfwIAAP__1uo2-A">