<table border="1" cellspacing="0" cellpadding="8">
    <tr>
        <th>Issue</th>
        <td>
            <a href=https://github.com/llvm/llvm-project/issues/141885>141885</a>
        </td>
    </tr>

    <tr>
        <th>Summary</th>
        <td>
            [RISCV] Can we teach RISCVectorPeephole to commute FMA to fold vmerge?
        </td>
    </tr>

    <tr>
      <th>Labels</th>
      <td>
            backend:RISC-V
      </td>
    </tr>

    <tr>
      <th>Assignees</th>
      <td>
      </td>
    </tr>

    <tr>
      <th>Reporter</th>
      <td>
          topperc
      </td>
    </tr>
</table>

<pre>
    We have special isel patterns like `VPatFPMulAccVL_VV_VF_RM` and `VPatMultiplyAccVL_VV_VX` that look for riscv_vmerge_vl and an fma or mul+add. Can improve RISCVectorPeephole to remove these patterns?

CC: @lukel97 @preames 
</pre>
<img width="1" height="1" alt="" src="http://email.email.llvm.org/o/eJx0kUGPmzAQhX_NcBklAhsCHHxgs0Kq1EjRVqK9RcZMghsbI9tQ7b-voNvuqSfb8hv7vffJEPRjIhJQvEDxmsgljs6L6OaZvEp6N7yL74SjXAnDTEpLgzqQwVnGSH4KaPSTEE5pd5WxvV4W0yjVfb113a1rb28XOKUop-Gv4rKYqGfz_in6sSniKCMa5554dx69Dmq9rZb8g26r2eflhHcr0Xm0iwH2IofhiGc5obazdyvh25dv545UdP5KNI_OEEaHnux2GUcK9M8z8BbSBtLmfAbeIOSpWZ5k6nLbzp6kpYDJIPhQ81omJLIyr_Iqy8siGQUv06GuK16UVN9rperTqRr6u5QV42XVU6IFS1mRFqxOs6wsimOWsZ5TSqeSiHFVQp6SldocjVnt0flHokNYSGR5VlVFYmRPJuxEGOuletI0AG-2gIcOGNs4ebHNHvrlETb7OsTw-VrU0exE906geN2L-kUYSarxP00pZ-0SCdtLsx3vzgz4BwHwNlm8EWOMcwDeAGuBtQ8dx6U_KmeBtdvXH8th9u4nqQis3VMFYO1HsFWw3wEAAP__4bDKIA">